Skip to content
This repository has been archived by the owner on Aug 8, 2024. It is now read-only.

postinst hardcodes sse4.1 check even on non-Intel arches #34

Open
lambdageek opened this issue Oct 4, 2020 · 1 comment
Open

postinst hardcodes sse4.1 check even on non-Intel arches #34

lambdageek opened this issue Oct 4, 2020 · 1 comment

Comments

@lambdageek
Copy link
Member

if [ -z "$HASSSE41" ]
then
TRYLLVM=""
LLVMNOTE=" (LLVM disabled due to missing SSE4.1)"
fi

AFAIK, we check for SSE4.1 and disable AOT even on non-Intel arches (e.g. ARM64).

@lambdageek
Copy link
Member Author

See mono/mono#12182 (comment)

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant